## Features

- Programmable DMUX Ratio:
- 1:4: Data Rate Max = 1 Gsps
- PD (8b/10b) < 4.3/4.7 W (ECL $50 \Omega$ output)
- 1:8: Data Rate Max = 2 Gsps
- PD (8b/10b) < 6/6.9 W (ECL $50 \Omega$ output)
- 1:16 with 1 TS8388B or 1 TS83102G0B and 2 DMUX
- Parallel Output Mode
- 8-/10-bit
- ECL Differential Input Data
- DataReady or DataReady/2 Input Clock
- Input Clock Sampling Delay Adjust
- Single-ended Output Data:
- Adjustable Common Mode and Swing
- Logic Threshold Reference Output
- (ECL, PECL, TTL)
- Asynchronous Reset
- Synchronous Reset
- ADC + DMUX Multi-channel Applications:
- Stand-alone Delay Adjust Cell for ADCs Sampling Instant Alignment
- Differential Data Ready Output
- Built-in Self Test (BIST)
- Dual Power Supply $\mathrm{V}_{\mathrm{EE}}=-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=+5 \mathrm{~V}$
- Radiation Tolerance Oriented Design (More than 100 Krad (Si) Expected)
- TBGA 240 (Cavity Down) Package


## Description

The TS81102G0 is a monolithic 10-bit high-speed (up to 2 GHz ) demultiplexor, designed to run with all kinds of ADCs and more specifically with Atmel's high-speed ADC 8-bit 1 Gsps TS8388B and ADC 10-bit 2 Gsps TS83102G0B.
The TS81102G0 uses an innovative architecture, including a sampling delay adjust and tunable output levels. It allows users to process the high-speed output data stream down to processor speed and uses the very high-speed bipolar technology ( 25 GHz NPN cut-off frequency).

## Block Diagram

Figure 1. Block Diagram


## Internal Timing Diagram

Figure 2. Internal Timing Diagram


## Functional Description

The TS81102G0 is a demultiplexer based on an advanced high-speed bipolar technology featuring a cutoff frequency of 25 GHz . Its role is to reduce the data rate so that the data can be processed at the DMUX output.

The TS81102G0 provides 2 programmable ratios: $1: 4$ and 1:8. The maximum data rate is 1 Gsps for the $1: 4$ ratio and 2 Gsps for the 1:8 ratio.

The TS81102G0 is able to process 8 or 10-bit data flows.
The input clock can be an ECL differential signal or single-ended DC coupled signal. Moreover it can be a DataReady or DataReady/2 clock.

The input digital data must be an ECL differential signal.
The output signals (Data Ready, digital data and reference voltage) are adjustable with VplusD independent power supply. Typical output modes are ECL, PECL or TTL.

The Data Ready output is a differential signal. The digital output data and reference voltages are single-ended signals.

The TS81102G0 is started by an Asynchronous Reset. A Synchronous Reset enables the user to re-synchronize the output port selection and to minimize loss of data that could occur within the DMUX.

A delay adjust cell is available to ensure a good phase between the DMUX' input clock and input data.

Another delay adjust cell is available to control the ADCss sampling instant alignment, in case of the ADCs interleaving.

A 10-bit generator is implemented in the TS81102G0, the Built-In Self Test (BIST). This test sequence is very useful for testing the DMUX at first use.

A fine tuning of the output swing is also available.
The TS81102G0 can be used with the following Atmel ADCs:

- TS8388B(F/FS/GL), 8-bit 1 Gsps ADC
- TS83102G0B, 10-bit 2 Gsps ADC


## Main Function

Description

Programmable DMUX Ratio

The conversion ratio is programmable: 1:4 or 1:8.
Figure 3. Programmable DMUX Ratio

| Input Words: |  | Output Words: |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $1,2,3,4,5,6,7,8, \ldots$ |  | PortA | 1 | 5 |
|  | $\wedge$ | PortB | 2 | 6 |
|  | 1:4 | PortC | 3 | 7 |
|  | $\sqrt{ }$ | PortD | 4 | 8 |
|  |  | PortE |  | used |
|  |  | PortF |  | used |
|  |  | PortG | no | used |
|  |  | Porth |  | used |



Output Words:
PortA 19
PortB 210
PortC 311
PortD 412
PortE 513
PortF 614
PortG 715
PortH 816

Parallel Output Mode

Figure 4. Parallel Mode


## Input Clock Sampling Delay Adjust (DEMUXDELADJCTRL)

The input clock phase can be adjusted with an adjustable delay (from 250 to 750 ps ). This is to ensure a proper phase between the clock and input data of the DMUX.

Asynchronous
Reset (ASYNCRESET)

## Synchronous Reset <br> (SYNCRESET)

Figure 5. Asynchronous Reset


The Asynchronous Reset is a master reset of the port selection, which works on TTL levels. It is active on the high level. During an asynchronous reset, the clock must be in a known state. It is used to start the DMUX.

When it is active, it paralyzes the outputs (the output clock and output data remain at the same level as before the asynchronous reset). When it comes back to its low level, the DMUX starts: the outputs are active and the first processed data is on port A.

Figure 6. Synchronous Reset


The DMUX can be synchronously reset to a programmable state depending on the conversion ratio. The clock must not be stopped during reset. The synchronization signal is a clock (SyncRest) whose frequency is FS/8*n where $n$ is an integer ( $n=1,2,3, \ldots$ ) in 1:8 mode and $\mathrm{FS} / 4^{*} \mathrm{n}$ in 1:4 mode. The front edge of this clock is synchronized with ClkIn inside the DMUX, and generates a 200 ps reset pulse. This reset pulse occurs during a fixed level of Clkln.

If the DMUX was synchronized with Syncreset previous to a possible loss of synchronization, then the output data is immediately correct, no modification can be seen at the output of the DMUX, and no data is lost ("Internal Timing Diagram" on page 3).
If the DMUX was not synchronized with SyncReset previous to a possible loss of synchronization, then the output data and data ready of the DMUX are changed. The output data is correct after a number of input clocks corresponding to the pipeline delay ("Timing Diagrams with Synchronous Reset" on page 19).

Counter
Programmable
State
Pipeline Delay

8-/10-bit, with NAP Mode for the 2 Unused Bit

ECL Differential Input Data

When the counter is reset, its initial states depends on the conversion ratio:

- 1:8: counting on 8 bits,
- 1:4: counting on 4 bits.

The maximum pipeline delay depends on the conversion ratio:

- 1:8: pipeline delay $=7$
- $1: 4:$ pipeline delay $=3$

The DMUX is a 10-bit parallel device. The last two bits (bits 8 and 9) may not be used, and the corresponding functions are set to nap mode to reduce power consumption.

Input data are ECL compatible ( $\mathrm{Voh}=-0.8 \mathrm{~V}, \mathrm{Vol}=-1.8 \mathrm{~V}$ ).
The minimum swing required is 100 mV differential.
All inputs have a $100 \Omega$ differential termination resistor. The middle point of these resistors is connected to ground through a 10 pF capacitor.

Figure 7. ECL Differential Input Data


The output clock for the ADC is generated through a $50 \Omega$ loaded long tailed. The $50 \Omega$ resistor is connected to the ground pad via a diode. The levels are (on the $100 \Omega$ differential termination resistor): Vol $=-1.4 \mathrm{~V}$, $\mathrm{Voh}=-1.0 \mathrm{~V}$.

Figure 8. $50 \Omega$ Differential Output Data


## Single-ended Output Data

To reduce the pin number and power consumption of the DMUX, the eight output ports are single-ended.

To reach the high frequency output (up to 250 MHz ) with a reasonable power consumption, the swing must be limited to a maximum of $\pm 500 \mathrm{mV}$. The common mode is adjustable from -1.3 V to +2 V , with Vplus DOut pins. To ensure better noise immunity, a reference level (common mode) is available (one level by output port).

The output buffers are of ECL type (open emitters - not resistive adapted impedances). They are designed for a 15 mA average output current, and may be used with a $50 \Omega$ termination impedance.

Figure 9. Single-ended Output Data


Following are three application examples for these buffers: ECL/PECL/TTL. Please note that it is possible to have any other odd output format as far as current ( 36 mA max) and voltage (Vplus Dout $-\mathrm{V}_{\mathrm{EE}} \leq 8.3 \mathrm{~V}$ ) limits are not overridden. The maximum frequency in TTL output mode depends on the load to be driven.

Table 1. Examples of Application of Buffers

| Parameter | ECL | PECL | TTL | Unit |
| :--- | :---: | :---: | :---: | :---: |
| VplusDout | 0 | 3.3 | 3.3 | V |
| Vtt | -2 | 1.3 | 0 | V |
| Swing | $\pm 0.5$ | $\pm 0.5$ | $\pm 1$ | V |
| Reference | -1.3 | 2 | 1.5 | V |
| Voh | -0.8 | 2.5 | 2.5 | V |
| Vol | -1.8 | 1.5 | 0.5 | V |
| Load | 50 | 50 | $\geq 75$ | $\Omega$ |
| Average Output Current | 14 | 14 | 15 | mA |
| Output Data rate max. | 250 | 250 | 250 | Msps |

This corresponds to the "Adjustable Logic Single" in the pinout description.
The "Adjustable Single" buffers for reference voltage are the same buffers, but the information available at the output of these buffers is more like analog than logic.
Note: The Max Output Data Rate is given for a typical $50 \Omega / 2 \mathrm{pF}$ load.

## Differential Data Ready Output

## Built-in Self Test (BIST)

The front edge of the DataReady output occurs when data is available on the corresponding port. The frequency of this clock depends on the conversion ratio (1:8 or 1:4), with a duty cycle of $50 \%$.

The definition is the same as for single-ended output data, but the buffers are differential.
This corresponds to the "Adjustable Logic Differential" in the pinout description.

A pseudo-random 10-bit generator is implemented in the DMUX. It generates a 10-bit signal in the output of the DMUX, with a period of 512 input clocks. The probability of occurrence of codes is uniformly spread over the 1024 possible codes: 0 or 1/1024.

Note that the 256 codes of bits 1 to 8 occur at least once. They start with a BIST command, in phase with the FS/8 clock on Port A. The logic output obtained on the A to H ports depends on the conversion ratio. The driving clock of BIST is ClkIn. The CIkInType must be set to ' 1 ' (DataReady ADC clock) to have a different 10-bit code on each output.
The complete BIST sequence is available on request.

## Specifications

## Absolute <br> Maximum Ratings

Table 2. Absolute Maximum Ratings

| Parameter | Symbol | Comments | Value | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Positive supply voltage | $\mathrm{V}_{\text {cc }}$ |  | GND to 6 | V |
| Positive output buffer supply voltage | $V_{\text {PLUSD }}$ |  | GND to 4 | V |
| Negative supply voltage | $\mathrm{V}_{\text {EE }}$ |  | GND to -6 | V |
| Analog input voltages | ADCDelAdjCtrl, ADCDelAdjCtrlb or DMUXDelAdjCtrl, DMUXDelAdjCtrlb or SwiAdj | Voltage range for each pad <br> Differential voltage range | $\begin{aligned} & -1 \text { to }+1 \\ & -1 \text { to }+1 \end{aligned}$ | V |
| ECL $50 \Omega$ input voltage | ClkIn or ClkInb or I[0...9] or I[0...9]b or SyncReset or SyncResetb or ADCDelAdjln or ADCDeIAdjInb | Voltage range for each pad | -2.2 to +0.6 | V |
| Maximum difference between ECL $50 \Omega$ input voltages | ClkIn - ClkInb or I[0...9] - I[0...9]b or SyncReset Syncresetb or ADCDelAdjln ADCDelAdjInb | Minimum differential swing <br> Maximum differential swing | $0.1$ $2$ | V |

Table 2. Absolute Maximum Ratings (Continued)

| Parameter | Symbol | Comments | Value | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Data output current | A[0...9] to H[0_..9] or RefA to RefH or DR or DRb | Maximum current | 36 | mA |
| TTL input voltage | ClkIn Type <br> RatioSel <br> NbBit <br> AsyncReset <br> BIST |  | GND to $\mathrm{V}_{\mathrm{CC}}$ | V |
| Maximum input voltage on diode for temperature measurement | DIODE |  | 700 | mV |
| Maximum input current on diode | DIODE |  | 8 | mA |
| Maximum junction temperature | $\mathrm{T}_{\mathrm{j}}$ |  | 135 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | $\mathrm{T}_{\text {stg }}$ |  | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |

Note: Absolute maximum ratings are limiting values, to be applied individually, while other parameters are within specified operating conditions. Long exposure to maximum rating may affect device reliability. The use of a thermal heat sink is mandatory. See "Thermal and Moisture Characteristics" on page 26.

## Recommended

Operating
Conditions
Table 3. Recommended Operating Conditions

| Parameter | Symbol | Comments | Recommended Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Positive supply voltage | $\mathrm{V}_{\mathrm{CC}}$ |  | 4.45 | 5 | 5.25 | V |
| Positive output buffer supply voltage | $\mathrm{V}_{\text {PLUSD }}$ | ECL output compatibility | - | 0 | - | V |
| Positive output buffer supply voltage | $\mathrm{V}_{\text {PLUSD }}$ | PECL output compatibility | - | 3.3 | - | V |
| Positive output buffer supply voltage | $\mathrm{V}_{\text {PLUSD }}$ | TTL output compatibility | - | 3.3 | - | V |
| Negative supply voltage | $\mathrm{V}_{\mathrm{EE}}$ |  | -5.25 | -5 | -4.75 | V |
| Operating temperature range | $\mathrm{T}_{J}$ | Commercial grade: "C" Industrial grade: "V" | $\begin{aligned} 0 & <\mathrm{Tc} ; \mathrm{Tj}<90 \\ -40 & <\mathrm{Tc} ; \mathrm{Tj}<110 \end{aligned}$ |  |  | ${ }^{\circ} \mathrm{C}$ |


| Electrical | Tj (typical) $=70^{\circ} \mathrm{C}$. Full Temperature Range: $-40^{\circ} \mathrm{C}<\mathrm{Tc} ; \mathrm{Tj}<110^{\circ} \mathrm{C}$. |
| :--- | :--- |
| Operating | (Guaranteed temperature range are depending on part number) |
| Characteristics |  |

Table 4. Electrical Specifications

| Parameter | Symbol | Test Level | Value |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |
| Power Requirements |  |  |  |  |  |  |  |
| Positive supply voltage | $\begin{gathered} \mathrm{V}_{\mathrm{CC}} \\ - \\ \mathrm{V}_{\text {PLUSD }} \\ \mathrm{V}_{\text {PLUSD }} \\ \mathrm{V}_{\text {PLUSD }} \end{gathered}$ | 1 | $\begin{gathered} 4.75 \\ - \\ -0.25 \\ 3.135 \\ 3.135 \end{gathered}$ | $\begin{gathered} 5 \\ - \\ 0 \\ 3.3 \\ 3.3 \end{gathered}$ | $\begin{gathered} 5.25 \\ - \\ 0.25 \\ 3.465 \\ 3.465 \end{gathered}$ | $\begin{aligned} & \mathrm{V} \\ & - \\ & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |  |
| Negative supply voltage $\mathrm{V}_{\mathrm{EE}}$ | $\mathrm{V}_{\mathrm{EE}}$ | 1 | -5.25 | -5 | -4.75 | V |  |
| Supply Currents |  |  |  |  |  |  | (1) |
| ECL (50 ) and PECL (50 ) <br> $\mathrm{V}_{\mathrm{CC}}$ (for every configuration) <br> 1:8, 8 bits <br> $1: 8,10$ bits <br> 1:4, 8 bits <br> $1: 4,10$ bits | $I_{C C}$ <br> $I_{\text {PLUSD }}$ <br> $I_{E E}$ <br> $I_{\text {PLUSD }}$ <br> $I_{\text {EE }}$ <br> $l_{\text {PLUSD }}$ <br> $I_{\text {EE }}$ <br> $I_{\text {PLUSD }}$ <br> $I_{\text {EE }}$ | 1 | 540 <br> 640 <br> $-$ $\begin{gathered} - \\ 320 \end{gathered}$ <br> - | $\begin{gathered} 31 \\ 1180 \\ 719 \\ 1140 \\ 790 \\ 590 \\ 592 \\ 720 \\ 634 \end{gathered}$ | 1820 <br> 2240 <br> 910 <br> - <br> 1120 | mA <br> mA <br> mA <br> mA <br> mA <br> mA <br> mA <br> mA <br> mA |  |
| ```TTL (75\Omega) V  1:8, }8\mathrm{ bits 1:8,10 bits 1:4, 8 bits 1:4,10 bits``` | $I_{C C}$ <br> $I_{\text {PLUSD }}$ <br> $I_{E E}$ <br> $I_{\text {PLUSD }}$ <br> $I_{E E}$ <br> $I_{\text {PLUSD }}$ <br> $I_{\text {EE }}$ <br> $I_{\text {PLUSD }}$ <br> $I_{E E}$ | 1 | 760 <br> - <br> 900 <br> - 380 <br> - <br> 450 | $\begin{gathered} 31 \\ 1610 \\ 872 \\ 1770 \\ 980 \\ 810 \\ 670 \\ 880 \\ 729 \end{gathered}$ | 2440 <br> 3010 <br> - <br> 1220 <br> 1510 | mA <br> mA <br> mA <br> mA <br> mA <br> mA <br> mA <br> mA <br> mA |  |
| Nominal power dissipation |  |  |  |  |  |  | (1) |
| $\begin{aligned} & \mathrm{ECL}(50 \Omega) \\ & \quad 1: 8,8 \text { bits } \\ & 1: 8,10 \text { bits } \\ & 1: 4,8 \text { bits } \\ & 1: 4,10 \text { bits } \end{aligned}$ | $\begin{aligned} & \text { PD } \\ & \text { PD } \\ & \text { PD } \\ & \text { PD } \end{aligned}$ | 1 | $\begin{aligned} & 5.2 \\ & 5.9 \\ & 3.9 \\ & 4.2 \end{aligned}$ | $\begin{aligned} & 5.6 \\ & 6.4 \\ & 4.1 \\ & 4.5 \end{aligned}$ | $\begin{gathered} 6 \\ 6.9 \\ 4.3 \\ 4.7 \end{gathered}$ | $\begin{aligned} & \text { W } \\ & \text { W } \\ & \text { W } \\ & \text { W } \end{aligned}$ |  |

Table 4. Electrical Specifications (Continued)

| Parameter | Symbol | Test Level | Value |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |
| PECL (50) |  |  |  |  |  |  |  |
| 1:8, 8 bits | PD |  | 5.8 | 6.2 | 6.6 | W |  |
| 1:8, 10 bits | PD | 1 | 6.6 | 7.1 | 7.6 | W |  |
| 1:4, 8 bits | PD | 1 | 4.2 | 4.4 | 4.6 | W |  |
| 1:4, 10 bits | PD |  | 4.6 | 4.8 | 5.1 | W |  |
| TTL (758) |  |  |  |  |  |  |  |
| 1:8, 8 bits | PD |  | 6.8 | 7.3 | 7.7 | W |  |
| 1:8, 10 bits | PD | 1 | 7.8 | 8.4 | 9 | W |  |
| 1:4, 8 bits | PD | 1 | 4.7 | 4.9 | 5.1 | W |  |
| 1:4, 10 bits | PD |  | 5.2 | 5.5 | 5.8 | W |  |
| Delay Adjust Control |  |  |  |  |  |  |  |
| DMUXDelAdjCtrl differential voltage | DDAC |  | - | - | - |  |  |
| 250 ps |  |  | - | -0.5 | - | V |  |
| 500 ps |  | - | - | 0 | - | V |  |
| 750 ps |  |  | - | 0.5 | - | V |  |
| Input current | IDDAC |  | - | - | - | mA |  |
| ADCDelAdjCtrl differential voltage | ADAC |  | - | - | - |  |  |
| 250 ps |  |  | - | -0.5 | - | V |  |
| 500 ps |  | - | - | 0 | - | V |  |
| 750 ps |  |  | - | 0.5 | - | V |  |
| Input current | IADAC |  | - | - | - | mA |  |
| Digital Outputs |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
| (assuming $\mathrm{V}_{\text {PLUSD }}=0 \mathrm{~V}$, SWIADJ $=0 \mathrm{~V}, 50 \Omega$ termination resistor on board) |  |  |  |  |  |  |  |
| Logic "0" voltage | $\mathrm{V}_{\mathrm{OL}}$ | 1 | - | -2.12 | - | V |  |
| Logic "1" voltage | $\mathrm{V}_{\mathrm{OH}}$ |  | - | -1.16 | - | V |  |
| Reference voltage | $V_{\text {REF }}$ |  | - | -1.40 | - | V |  |
|  |  |  |  |  |  |  |  |
| (assuming $\mathrm{V}_{\text {PLUSD }}=3.3 \mathrm{~V}$, SWIADJ $=0 \mathrm{~V}, 50 \Omega$ termination resistor on board) |  |  |  |  |  |  |  |
| Logic "0" voltage | $\mathrm{V}_{\mathrm{OL}}$ | 1 | - | 1.27 | - | V |  |
| Logic "1" voltage | $\mathrm{V}_{\mathrm{OH}}$ |  | - | 2.44 | - | V |  |
| Reference voltage | $\mathrm{V}_{\text {REF }}$ |  | - | 1.83 | - | V |  |
| ```TTL Output (assuming \(\mathrm{V}_{\text {PLUSD }}=3.3 \mathrm{~V}\), \(\mathrm{SWIADJ}=0 \mathrm{~V}, 75 \Omega\) termination resistor on board)``` |  |  |  |  |  |  |  |
| Logic "0" voltage | $\mathrm{V}_{\mathrm{OL}}$ | 1 | - | 0.9 | - | V |  |
| Logic "1" voltage | $\mathrm{V}_{\mathrm{OH}}$ |  | - | 2.31 | - | V |  |
| Reference voltage | $\mathrm{V}_{\text {REF }}$ |  | - | 1.2 | - | V |  |
| Output level drift with temperature (data and DR outputs) | - | - | - | -1.3 | - | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |  |

Table 4. Electrical Specifications (Continued)

| Parameter | Symbol | Test Level | Value |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |
| Output level drift with temperature (reference outputs) | - | 1 | - | -0.9 | - | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |  |
| Digital Inputs |  |  |  |  |  |  |  |
| ECL Input Voltages Logic "0" voltage Logic "1" voltage | $\begin{aligned} & V_{\text {IL }} \\ & V_{I H} \end{aligned}$ | 1 | $\begin{gathered} - \\ -1.1 \end{gathered}$ | - | $-1.4$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |  |
| TTL Input Voltages Logic "0" voltage Logic " 1 " voltage | $\begin{aligned} & V_{I L} \\ & V_{I H} \end{aligned}$ | 1 | $2.0$ | - | $0.8$ | $\begin{aligned} & \text { V } \\ & \text { V } \end{aligned}$ |  |

Note: 1. The supply current $\mathrm{I}_{\text {PLUSD }}$ and the power dissipation depend on the state of the output buffers: - the minimum values correspond to all the output buffers at low level,

- the maximum values correspond to all the output buffers at high level,
- the typical values correspond to an equal sharing-out of the output buffers between high and low levels.

Switching $\quad 50 \%$ clock duty cycle (CLKIN, CLKINB). Tj (typical) $=70^{\circ} \mathrm{C}$.
Performance and Characteristics

Full temperature range: $-40^{\circ} \mathrm{C}<\mathrm{Tc}$; $\mathrm{Tj}<110^{\circ} \mathrm{C}$.
(Guaranteed temperature ranges depend on the part number)
See Timing Diagrams Figure 10 on page 16 to Figure 19 on page 21.
Table 5. Switching Performances

| Parameter | Symbol | Test Level | Value |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |
| Input Clock |  |  |  |  |  |  |  |
| Maximum clock frequency <br> 1:8 ratio <br> 1:4 ratio | FMAX | - | $\begin{aligned} & 2 \\ & 1 \end{aligned}$ | - | $\begin{aligned} & 2.2 \\ & 1.1 \end{aligned}$ | GHz |  |
| Clock pulse width (high) | TC1 | - | 100 | - | - | ps |  |
| Clock pulse width (low) | TC2 | - | 100 | - | - | ps |  |
| Clock Path pipeline delay DR input clock DR/2 input clock | $\begin{aligned} & \text { TCPD } \\ & \text { TCPD } \end{aligned}$ | - |  | $\begin{gathered} 981 \\ 1084 \end{gathered}$ | - | $\begin{aligned} & \text { ps } \\ & \text { ps } \end{aligned}$ | $\begin{aligned} & \text { (1) } \\ & \text { (2) } \end{aligned}$ |
| Clock rise/fall time | TRCKIN TFCKIN | - | - | 100 | - | ps |  |
| Asynchronous Reset |  |  |  |  |  |  |  |
| Asynchronous Reset pulse width | PWAR | - | 1000 | - | - | ps |  |
| Setup time from Asynchronous to Clkln | TSAR | - | - | 1500 | - | ps |  |
| Rise/fall time for (10\% - 90\%) | $\begin{aligned} & \text { TRAR } \\ & \text { TFAR } \end{aligned}$ | - | 1000 | - | - | ps |  |

Table 5. Switching Performances (Continued)

| Parameter | Symbol | Test Level | Value |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |
| Synchronous Reset |  |  |  |  |  |  |  |
| Setup time from SyncReset to CIkIn DR input clock DR/2 input clock | TSSR | - | _ | $\begin{aligned} & -580 \\ & -477 \end{aligned}$ | - | $\begin{aligned} & \text { ps } \\ & \text { ps } \end{aligned}$ | (3) <br> (4) |
| Hold time from Clkln to SyncReset <br> DR input clock <br> DR/2 input clock | THSR | - |  | $\begin{aligned} & 780 \\ & 677 \end{aligned}$ | $\begin{aligned} & \text { - } \\ & \text { - } \end{aligned}$ | $\begin{aligned} & \text { ps } \\ & \text { ps } \end{aligned}$ | (5) (6) |
| Rise/fall for (10\% - 90\%) | TSRR/TFSR | - | 100 | - | - | ps |  |
| Input Data |  |  |  |  |  |  |  |
| Setup time from I[0...9] to Clkln DR input clock DR/2 input clock | TSCKIN | - | $-$ | $\begin{aligned} & -794 \\ & -691 \end{aligned}$ | - | $\begin{aligned} & \text { ps } \\ & \text { ps } \end{aligned}$ | (7) <br> (8) |
| Hold time from ClkIn to I[0...9] <br> DR input clock <br> DR/2 input clock | THCKIN | - | - | $\begin{aligned} & 994 \\ & 891 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & \mathrm{ps} \\ & \mathrm{ps} \end{aligned}$ | $\begin{gathered} (9) \\ (10) \end{gathered}$ |
| Rise/fall for (10\% - 90\%) | TRDI/TFDI | - | 100 | - | - | ps |  |
| Output Data |  |  |  |  |  |  |  |
| Data output delay DR input clock DR/2 input clock | TOD | - |  | $\begin{aligned} & 1820 \\ & 1717 \end{aligned}$ | - | $\begin{aligned} & \text { ps } \\ & \text { ps } \end{aligned}$ | $\begin{aligned} & (11) \\ & (12) \end{aligned}$ |
| Data pipeline delay DR input clock, 1:4 ratio DR input clock, 1:8 ratio DR/2 input clock, 1:4 ratio DR/2 input clock, 1:8 ratio | TPD | - | - | $\begin{gathered} 3 \\ 7 \\ 3 / 2 \\ 7 / 2 \end{gathered}$ |  | Number of input clock | (13) |
| Rise/fall for (10\% - 90\%) | TROD/tfod | - | - | 497/484 | - | ps | (14) |
| Data Ready |  |  |  |  |  |  |  |
| Data ready Falling edge DR input clock DR/2 input clock | TDRF | - | - | $\begin{aligned} & 1856 \\ & 1753 \end{aligned}$ | $\begin{aligned} & \text { - } \\ & \text { - } \end{aligned}$ | $\begin{aligned} & \text { ps } \\ & \text { ps } \end{aligned}$ | (15) <br> (16) |
| Data ready Rising edge DR input clock DR/2 input clock | TDRR | - | - | $\begin{aligned} & 1828 \\ & 1725 \end{aligned}$ | $\begin{aligned} & - \\ & - \end{aligned}$ | $\begin{aligned} & \mathrm{ps} \\ & \mathrm{ps} \end{aligned}$ | (17) <br> (18) |
| Asynchr; Reset to DataReady delay | TARDR | - | - | 1918 | - | ps | (19) |
| Synchr. Reset to DataReady delay | TSRDR | - | - | 1037 | - | ps | (20) |
| Rise/fall for (10\% - 90\%) | TRDR/TFDR | - | - | 450 | - | ps | (21) |
| Rising edge uncertainty | JITTER | - | - | 62 | - | ps |  |
| Built-In Self Test |  |  |  |  |  |  |  |
| Hold time from ClkIn to BIST | THBIST | - | - | - | - | ps | (22) |

Table 5. Switching Performances (Continued)

| Parameter | Symbol | Test Level | Value |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |
| Setup time from Bist to Clkln | TSBIST | - | - | 1000 | - | ps |  |
| Rise/fall time for (10\% - 90\%) | TRBIST/ TFBIST | - | 1000 | - | - | ps |  |
| ADC Delay Adjust |  |  |  |  |  |  |  |
| Input frequency | FMADA | - | 2 | - | 2.2 | GHz |  |
| Input pulse width (high) | TC1ADA | - | 90 | - | - | ps |  |
| Input pulse width (low) | TC2ADA | - | 90 | - | - | ps |  |
| Input rise/fall time | TRIADA/ TFIADA | - | $\begin{aligned} & 100 \\ & 100 \end{aligned}$ | $\begin{aligned} & 150 \\ & 150 \end{aligned}$ | $\begin{aligned} & - \\ & - \end{aligned}$ | ps |  |
| Output rise/fall time | TROADA/ TFOADA | - | - | $\begin{aligned} & 145 \\ & 104 \end{aligned}$ | $\begin{aligned} & \text { - } \\ & \text { - } \end{aligned}$ | ps | (23) |
| Data output delay (typical delay adjust setting) | TADA | - | - | $\begin{aligned} & \hline 784 \\ & 896 \end{aligned}$ |  | ps | (24) <br> (25) |
| Output delay drift with temperature | TADAT | - | - | 2.5 | - | ps/ ${ }^{\circ} \mathrm{C}$ |  |
| Output delay uncertainly | JITADA | - | - | 30 | - | ps |  |

Notes: 1. TCPD is tuned with DMUXDelAdjCtrl: TCPD $=981 \pm 250 \mathrm{ps}$.
2. TCPD is tuned with DMUXDelAdjCtrl: TCPD $=1084 \pm 250 \mathrm{ps}$.
3. TSSR depends on DMUXDelAdjCtrl: TSSR $=-580 \pm 250 \mathrm{ps}$. TSSR $<0$ because of Clock Path internal delay.
4. TSSR depends on DMUXDelAdjCtrl: TSSR $=-477 \pm 250$ ps. TSSR $<0$ because of Clock Path internal delay.
5. THSR depends on DMUXDelAdjCtrl: THSR $=780 \pm 250 \mathrm{ps}$.
6. THSR depends on DMUXDelAdjCtrl: THSR $=677 \pm 250 \mathrm{ps}$.
7. TSCKIN depends on DMUXDeIAdjCtrl: TSCKIN $=-794 \pm 250$ ps. TSCKIN $<0$ because of Clock Path internal delay.
8. TSCKIN depends on DMUXDeIAdjCtrI: TSCKIN $=-691 \pm 250$ ps. TSCKIN $<0$ because of Clock Path internal delay.
9. THCKIN depends on DMUXDelAdjCtrl: THCKIN $=994 \pm 250 \mathrm{ps}$.
10. THCKIN depends on DMUXDelAdjCtrl: THCKIN $=891 \pm 250$ ps.
11. TOD depends on DMUXDelAdjCtrl: TOD $=1820 \pm 250$ ps. TOD is given for ECL $50 \Omega / 2$ pFoutput load.
12. TOD depends on DMUXDelAdjCtrl: TOD $=1717 \pm 250 \mathrm{ps}$. TOD is given for ECL $50 \Omega / 2 \mathrm{pFoutput}$ load.
13. TPD is the number of Clkln clock cycle from selection of Port A to selection of Port H in $1: 8$ conversion mode, and from selection of Port A to selection of Port D in $1: 4$ conversion mode. It is the maximum number of Clkln clock cycle, or pipeline delay, that a data has to stay in the DMUX before being sorted out. This maximum delay occurs for the data sent to Port A. For instance, the data sent to Port H goes directly from the input to the Port H , and its pipeline is 0 . But even for this data, there is an additional delay due to physical propagation time in the DMUX.
14. TROD and TFOD are given for ECL $50 \Omega / 2 \mathrm{pF}$ output load. In TTL mode, the TROD and TFOD are twice the ones for ECL. (For other termination topology, apply proper derating value $50 \mathrm{ps} / \mathrm{pF}$ in ECL, $100 \mathrm{ps} / \mathrm{pF}$ in TTL mode.)
15. TDRF depends on DMUXDelAdjCtrl: TDRF $=1856 \pm 250 \mathrm{ps}$. It is given for ECL $50 \Omega / 2 \mathrm{pF}$ output load.
16. TDRF depends on DMUXDeIAdjCtrl: TDRF $=1753 \pm 250$ ps. It is given for ECL $50 \Omega / 2 \mathrm{pF}$ output load.
17. TDRR depends on DMUXDelAdjCtrl: $\operatorname{TDRR}=1858 \pm 250 \mathrm{ps}$. It is given for ECL $50 \Omega / 2 \mathrm{pF}$ output load.
18. TDRR depends on DMUXDelAdjCtrl: TDRR $=1725 \pm 250 \mathrm{ps}$. It is given for ECL $50 \Omega / 2 \mathrm{pF}$ output load.
19. TARDR is given for ECL $50 \Omega / 2 \mathrm{pF}$ output load.
20. TSRDR is given for ECL $50 \Omega / 2 \mathrm{pF}$ output load. It is minimum value since RstSync clock is synchronized with ClkIn clock.
21. TRDR and TFDR are given for ECL $50 \Omega / 2 \mathrm{pF}$ output load.
22. THBIST depends on the configuration of the DMUX. There must be enough Clkln clock cycles to have all the 512 codes, (see different Timing Diagrams).
23. With transmission line $(Z O=50 \Omega)$ and output load $R=50 \Omega ; C=2 p F$.
24. Without output load.
25. With transmission line $(Z O=50 \Omega)$ and output load $R=50 \Omega ; C=2 p F$.

## Input Clock Timings

Figure 10. Input Clock


Clkln Type $=1$
DataReady Mode (DR)


ClkIn Type $=0$
DataReady/2 Mode (DR/2)

## ADC Delay Adjust

Timing Diagram
Figure 11. ADC Delay Adjust Timing Diagram


Timing Diagrams with Asynchronous Reset

With a nominal tuning of DMUXDelAdj at a frequency of 2 GHz , d 1 and d 2 data is lost because of the internal clock's path propagation delay TCPD. TCPD is tuned with DMUXDeIAdjCtrl pins to obtain good setup and hold times between ClkIn and the data.

Figure 12. Start with Asynchronous Rest, $1: 8$ Ratio, DR Mode


With a nominal tuning of DMUXDelAdj at 2 GHz , d 1 and d 2 data is lost because of the internal clock's path propagation delay TCPD. TCPD is tuned with DMUXDelAdjCtrl pins to obtain good setup and hold times between CIkln and the input data. This timing diagram does not change with the opposite phase of ClkIn.

Figure 13. Start with Asynchronous Rest, 1:8 Ratio, DR/2 Mode


With a nominal tuning of DMUXDelAdj, at 1 GHz (1:4 mode) d1 data is lost because of the internal clock's path propagation delay TCPD. TCPD is tuned with DMUXDelAdjCtrl pins and is used to obtain good setup and hold times between ClkIn and the input data.

Figure 14. Start with Asynchronous Reset, 1:4 Ratio, DR Mode


With a nominal tuning of DMUXDeIAdj, at 1 GHz ( $1: 4$ mode) d 1 data is lost because of the internal clock's path propagation delay TCPD. TCPD is tuned with DMUXDelAdjCtrl pins and is used to obtain good setup and hold times between Clkln and the input data. This timing diagram does not change with the opposite phase of CIkIn.

Figure 15. Start with Asynchronous Reset, 1:4 Ratio, DR/2 Mode


Timing Diagrams with Synchronous Reset

Following is an example of the Synchronous Reset's utility in case of de-synchronization of the DMUX output port selection. The de-synchronization event happens after the selection of Port D.

DMUXDelAdjCtrl value is nominal. TSSR < 0 because of Clkln's internal propagation delay TCPD. After selection of Port C, instead of selecting Port D, the de-synchronization makes the port selection to restart on Port A. Since Port H was not selected, the data is not output to the ports but the last data (d1 to d8) is latched until the next selection of Port H. d 9 to d 16 are lost. The synchronous Reset ensures a re-synchronization of the port selection.

Figure 16. Synchronous Reset, 1:8 Ratio, DR Mode


Example of the Synchronous Reset's utility in case of de-synchronization of the DMUX output port selection. The de-synchronization event happens after the selection of Port D.
DMUXDelAdjCtrl value is nominal. TSSR < 0 because of ClkIn's internal propagation delay TCPD. After selection of Port C , instead of selecting Port D, the de-synchronization makes the port selection to restart on Port A. Since Port H was not selected, the data is not output to the ports but the last data ( d 1 to d 4 ) is latched until the next selection of Port $\mathrm{H} . \mathrm{d} 5$ to d 8 are lost. The synchronous Reset ensures a re-synchronization of the port selection.

Figure 17. Synchronous Reset, 1:4 Ratio, DR Mode


Example of Synchronous Reset's utility in case of de-synchronization of the DMUX output port selection. The de-synchronization event happens after the selection of Port $D$.

DMUXDelAdjCtrl value is nominal. TSSR < 0 because of CIkln's internal propagation delay TCPD. After selection of Port C, instead of selecting Port D, the de-synchronization makes the port selection to restart on Port A. Since Port H was not selected, the data is not output to the ports but the last data (d1 to d8) is latched until the next selection of Port H. d9 to d16 are lost. The synchronous Reset ensures a re-synchronization of the port selection.

Figure 18. Synchronous Reset, $1: 8$ ratio, DR/2 Mode


Example of Synchronous Reset's utility in case of de-synchronization of the DMUX output port selection. The de-synchronization event happens after the selection of Port D.

DMUXDelAdjCtrl value is nominal. TSSR < 0 because of CIkln's internal propagation delay TCPD. After selection of Port C, instead of selecting Port D, the de-synchronization makes the port selection to restart on Port A. Since Port H was not selected, the data is not output to the ports but the last data ( d 1 to d 4 ) is latched until the next selection of Port $\mathrm{H} . \mathrm{d} 5$ to d 8 are lost. The synchronous Reset ensures a re-synchronization of the port selection.

Figure 19. Synchronous Reset, 1:4 ratio, DR/2 Mode


Note: In case of low clock frequency and start with asynchronous reset, only the first data is lost and the first data to be processed is the second one. This data is output from the DMUX through port B.

## Explanation of <br> Test Levels

Table 6. Explanation of Test Levels

| Num | Characteristics |
| :---: | :--- |
| 1 | $100 \%$ production tested at $+25^{\circ} \mathrm{C} .{ }^{(1)}$ |
| 2 | $100 \%$ production tested at $+25^{\circ} \mathrm{C}$, and sample tested at specified temperatures. ${ }^{(1)}$ |
| 3 | Sample tested only at specified temperatures. |
| 4 | Parameter is guaranteed by design and characterization testing (thermal steady-state <br> conditions at specified temperature). |
| 5 | Parameter is a typical value only. |

Notes: 1. The level 1 and 2 tests are performed at 50 MHz .
2. Only MIN and MAX values are guaranteed (typical values are issuing from characterization results).

## Package Description

## Pin Description

Table 7. TS81102G0 Pin Description

| Type | Name | Levels | Comments |
| :---: | :---: | :---: | :---: |
| Digital Inputs | I[0...9] | Differential ECL | Data input. <br> On-chip $100 \Omega$ differential termination resistor. |
|  | Clkln | Differential ECL | Clock input (Data Ready ADC). <br> On-chip $100 \Omega$ differential termination resistor. |
| Outputs | $\mathrm{A}[0 \ldots .9] \rightarrow \mathrm{H}[0 \ldots 9]$ | Adjustable Logic Single | Data ready for port A to H . <br> Common mode is adjusted with VplusDOut. Swing is adjusted with SwiAdj. $50 \Omega$ termination possible. |
|  | DR | Adjustable Logic Differential | Data ready for channel A to H . Common mode is adjusted with VplusDOut. Swing is adjusted with SwiAdj. $50 \Omega$ termination possible. |
|  | RefA $\rightarrow$ RefH | Adjustable Single | Reference voltage for output channels A to H . Common mode is adjustable with VplusDOut. $50 \Omega$ termination possible. |
| Control Signals | ClklnType | TTL | DataReady or Dataready/2: logic 1: Data Ready. |
|  | RatioSel | TTL | DMUX ratio; logic 1: 1:4 |
|  | Bist | TTL | Reset and Switch of built-in Self Test (BIST): logic 0: BIST active. |
|  | SwiAdj | $0 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | Swing fine adjustment of output buffers. |
|  | Diode | Analog | Diode for chip temperature measurement. |
|  | NbBit | TTL | Number of bit 8 or 10: logic 1: 10-bit. |
| Synchronization | AsyncReset | TTL | Asynchronous reset: logic 1: reset on. |
|  | SyncReset | Differential ECL | Synchronous reset: active on rising edge. |
|  | DMUXDelAdjCtrl | Differential analog input of $\pm 0.5 \mathrm{~V}$ around 0 V common mode | Control of the delay line of DataReady input: <br> differential input $=-0.5 \mathrm{~V}$ : delay $=250 \mathrm{ps}$ <br> differential input $=0 \mathrm{~V}$ : delay $=500 \mathrm{ps}$ <br> differential input $=0.5 \mathrm{~V}$ : delay $=750 \mathrm{ps}$ |
|  | ADCDelAdjCtrl | Differential analog input of $\pm 0.5 \mathrm{~V}$ around 0 V common mode | Control of the delay line for ADC: <br> differential input $=-0.5 \mathrm{~V}$ : delay $=250 \mathrm{ps}$ <br> differential input $=0 \mathrm{~V}$ : delay $=500 \mathrm{ps}$ <br> differential input $=0.5 \mathrm{~V}$ : delay $=750 \mathrm{ps}$ |
|  | ADCDelAdjln | Differential ECL | Stand-alone delay adjust input for ADC. <br> Differential termination of $100 \Omega$ inside the buffer. |
|  | ADCDelAdjOut | $50 \Omega$ differential output | Stand-alone delay adjust output for ADC. |
| Power Supplies | GND | Ground OV | Common ground. |
|  | $V_{\text {EE }}$ | Power -5V | Digital negative power supply. |
|  | $V_{\text {PlusDOut }}$ | Adjustable power from 0 V to +3.3 V | Common mode adjustment of output buffers. |
|  | $\mathrm{V}_{\mathrm{CC}}$ | Power +5V | Digital positive power supply. |

TBGA 240 Package - Pinout

| Row | Col | Name | Row | Col | Name | Row | Col | Name | Row | Col | Name |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | 1 | NC | D | 4 | VEE | K | 16 | VEE | T | 17 | VEE |
| A | 2 | E3 | D | 5 | VEE | K | 17 | GND | T | 18 | ADCDELADJIN |
| A | 3 | E5 | D | 6 | VPLUSDOUT | K | 18 | 15B | T | 19 | ADCDELADJINB |
| A | 4 | E7 | D | 7 | VPLUSDOUT | K | 19 | 15 | U | 1 | F8 |
| A | 5 | E9 | D | 8 | VEE | L | 1 | H9 | U | 2 | F9 |
| A | 6 | C0 | D | 9 | VPLUSDOUT | L | 2 | RATIOSEL | U | 3 | VEE |
| A | 7 | C2 | D | 10 | VEE | L | 3 | VPLUSDOUT | U | 4 | VPLUSDOUT |
| A | 8 | C4 | D | 11 | VPLUSDOUT | L | 4 | VPLUSDOUT | U | 5 | VPLUSDOUT |
| A | 9 | C6 | D | 12 | VEE | L | 16 | VEE | U | 6 | VPLUSDOUT |
| A | 10 | C8 | D | 13 | VPLUSDOUT | L | 17 | VEE | U | 7 | VPLUSDOUT |
| A | 11 | REFA | D | 14 | GND | L | 18 | I6B | U | 8 | VEE |
| A | 12 | A1 | D | 15 | VCC | L | 19 | 16 | U | 9 | VPLUSDOUT |
| A | 13 | A3 | D | 16 | VCC | M | 1 | H7 | U | 10 | VEE |
| A | 14 | A5 | D | 17 | GND | M | 2 | H8 | U | 11 | VPLUSDOUT |
| A | 15 | A7 | D | 18 | 10B | M | 3 | GND | U | 12 | VEE |
| A | 16 | A9 | D | 19 | 10 | M | 4 | GND | U | 13 | VPLUSDOUT |
| A | 17 | DEMUXDELADJCTRL | E | 1 | G6 | M | 16 | GND | U | 14 | VPLUSDOUT |
| A | 18 | RSTSYNCB | E | 2 | G7 | M | 17 | GND | U | 15 | VPLUSDOUT |
| A | 19 | NC | E | 3 | VPLUSDOUT | M | 18 | 17B | U | 16 | GND |
| B | 1 | E1 | E | 4 | VEE | M | 19 | 17 | U | 17 | GND |
| B | 2 | E2 | E | 16 | VEE | N | 1 | H5 | U | 18 | GND |
| B | 3 | E4 | E | 17 | VEE | N | 2 | H6 | U | 19 | GND |
| B | 4 | E6 | E | 18 | 11B | N | 3 | VPLUSDOUT | V | 1 | F7 |
| B | 5 | E8 | E | 19 | 11 | N | 4 | VPLUSDOUT | V | 2 | F6 |
| B | 6 | REFC | F | 1 | G4 | N | 16 | VEE | V | 3 | F4 |
| B | 7 | C1 | F | 2 | G5 | N | 17 | VEE | V | 4 | F2 |
| B | 8 | C3 | F | 3 | GND | N | 18 | 18B | V | 5 | F0 |
| B | 9 | C5 | F | 4 | GND | N | 19 | 18 | V | 6 | D9 |
| B | 10 | C7 | F | 16 | GND | P | 1 | H3 | V | 7 | D7 |
| B | 11 | C9 | F | 17 | GND | P | 2 | H4 | V | 8 | D5 |
| B | 12 | A0 | F | 18 | 12B | P | 3 | GND | V | 9 | D3 |
| B | 13 | A2 | F | 19 | 12 | P | 4 | GND | V | 10 | D1 |
| B | 14 | A4 | G | 1 | G2 | P | 16 | GND | V | 11 | REFD |
| B | 15 | A6 | G | 2 | G3 | P | 17 | GND | V | 12 | B8 |
| B | 16 | A8 | G | 3 | VEE | P | 18 | I9B | V | 13 | B6 |
| B | 17 | ASYNCRESET | G | 4 | VEE | P | 19 | 19 | V | 14 | B4 |
| B | 18 | DEMUXDELADJCTRLB | G | 16 | VEE | R | 1 | H1 | V | 15 | B2 |
| B | 19 | RSTSYNC | G | 17 | VEE | R | 2 | H2 | V | 16 | B0 |
| C | 1 | REFE | G | 18 | I3B | R | 3 | VPLUSDOUT | V | 17 | BIST |
| C | 2 | E0 | G | 19 | 13 | R | 4 | VPLUSDOUT | V | 18 | CLKINTYPE |
| C | 3 | VEE | H | 1 | G0 | R | 16 | VEE | V | 19 | ADCDELADJCTRL |
| C | 4 | VPLUSDOUT | H | 2 | G1 | R | 17 | GND | W | 1 | NC |
| C | 5 | VPLUSDOUT | H | 3 | GND | R | 18 | ADCDELADJOUT | W | 2 | F5 |
| C | 6 | VPLUSDOUT | H | 4 | GND | R | 19 | ADCDELADJOUTB | W | 3 | F3 |
| C | 7 | VPLUSDOUT | H | 16 | GND | T | 1 | REFH | W | 4 | F1 |
| C | 8 | VEE | H | 17 | GND | T | 2 | H0 | w | 5 | REFF |
| C | 9 | VPLUSDOUT | H | 18 | CLKINB | T | 3 | VEE | W | 6 | D8 |
| C | 10 | VEE | H | 19 | CLKIN | T | 4 | VEE | W | 7 | D6 |
| C | 11 | VPLUSDOUT | J | 1 | DR | T | 5 | VEE | W | 8 | D4 |
| C | 12 | VEE | $J$ | 2 | REFG | T | 6 | VPLUSDOUT | W | 9 | D2 |
| C | 13 | VPLUSDOUT | $J$ | 3 | VPLUSDOUT | T | 7 | VPLUSDOUT | W | 10 | D0 |
| C | 14 | VPLUSDOUT | $J$ | 4 | VCC | T | 8 | VEE | W | 11 | B9 |
| C | 15 | VPLUSDOUT | $J$ | 16 | VEE | T | 9 | VPLUSDOUT | W | 12 | B7 |
| C | 16 | GND | J | 17 | VEE | T | 10 | VEE | W | 13 | B5 |
| C | 17 | GND | $J$ | 18 | 14B | T | 11 | VPLUSDOUT | W | 14 | B3 |
| C | 18 | GND | $J$ | 19 | 14 | T | 12 | VEE | W | 15 | B1 |
| C | 19 | DIODE | K | 1 | SWIADJ | T | 13 | VPLUSDOUT | W | 16 | REFB |
| D | 1 | G8 | K | 2 | DRB | T | 14 | VPLUSDOUT | W | 17 | NBBIT |
| D | 2 | G9 | K | 3 | VEE | T | 15 | GND | W | 18 | ADCDELADJCTRLB |
| D | 3 | VEE | K | 4 | VEE | T | 16 | VEE | w | 19 | NC |

Figure 20. TBGA 240 Package: Bottom View


## Outline

## Dimensions

Figure 21. Package Dimension - 240 Tape Ball Grid Array


Thermal and Moisture

## Characteristics

Thermal Resistance from Junction to Case: RTHJC

The Rth from junction to case for the TBGA package is estimated at $1.05^{\circ} \mathrm{C} / \mathrm{W}$ that can be broken down as follows:

- Silicon: $0.1^{\circ} \mathrm{C} / \mathrm{W}$
- Die attach epoxy: $0.5^{\circ} \mathrm{C} / \mathrm{W}$ (thickness \# $50 \mu \mathrm{~m}$ )
- Copper block (back side of the package): $0.1^{\circ} \mathrm{C} / \mathrm{W}$
- Black Ink: $0.251^{\circ} \mathrm{C} / \mathrm{W}$.


## Thermal Resistance from Junction to Ambient: RTHJA

Thermal Resistance from Junction to Bottom of Balls

A pin-fin type heat sink of a size $40 \mathrm{~mm} \times 40 \mathrm{~mm} \times 8 \mathrm{~mm}$ can be used to reduce thermal resistance. This heat sink should not be glued to the top of the package as Atmel cannot guarantee the attachment to the board in such a configuration. The heat sink could be clipped or screwed on the board.

With such a heat sink, the Rthj-a is about $6^{\circ} \mathrm{C} / \mathrm{W}$ (if we take $10^{\circ} \mathrm{C} / \mathrm{W}$ for Rth from the junction to air through the package and heat sink in parallel with $15^{\circ} \mathrm{C} / \mathrm{W}$ from the junction to the board through the package body, through balls and through board copper).

Without the heat sink, the Rth junction to air for a package reported on-board can be estimated at 13 to $20^{\circ} \mathrm{C} / \mathrm{W}$ (depending on the board used).
The worst value $20^{\circ} \mathrm{C} / \mathrm{W}$ is given for a 1 -layer board ( $13^{\circ} \mathrm{C}$ for a 4-layer board).

The thermal resistance from the junction to the bottom of the balls of the package corresponds to the total thermal resistance to be considered from the silicon's die junction to the interface with a board. This thermal resistance is estimated to be $4.8^{\circ} \mathrm{C} / \mathrm{W}$ max.

The following diagram points out how the previous thermal resistances were calculated for this packaged device.

Figure 22. Thermal Resistance from Junction to Bottom of Balls
DEMUX - Axpproximative Model for 240 TBGA
Assumptions:
Square die $7.0 \times 7.0=49 \mathrm{~mm}^{2}, 75 \mu \mathrm{~m}$ thick Epoxy/Ag glue, 0.40 mm copper thickness under die, Sn60Pb40 columns diameter $0.76 \mathrm{~mm}, 23 \times 23 \mathrm{~mm}$ TBGA


Thermal Resistance Junction to case typical = $0.10+0.60+0.05+0.05+0.25=1.05^{\circ} \mathrm{C} / \mathrm{W}$

Thermal Resistance Junction to case $\mathrm{Max}=1.40^{\circ} \mathrm{C} / \mathrm{W}$

Case were all Bottom of Balls are connected to infinite heatsink (values are in ${ }^{\circ} \mathrm{C} /$ Watt)


[^0]Temperature Diode Characteristic

Moisture Characteristic

The theoretical characteristic of the diode according to the temperature when $\mathrm{I}=3 \mathrm{~mA}$ is depicted below.

Figure 23. Temperature Diode Characteristic


This device is sensitive to moisture (MSL3 according to the JEDEC standard).
The shelf life in a sealed bag is 12 months at $<40^{\circ} \mathrm{C}$ and $<90 \%$ relative humidity (RH).
After this bag is opened, devices that might be subjected to infrared reflow, vapor-phase reflow, or equivalent processing (peak package body temperature $220^{\circ} \mathrm{C}$ ) must be:

- mounted within 168 hours at factory conditions of $\leq 30^{\circ} \mathrm{C} / 60 \% \mathrm{RH}$, or
- stored at $\leq 20 \%$ RH.

The devices require baking before mounting, if the humidity indicator is $>20 \%$ when read at $23^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}$.

If baking is required, the devices may be baked for:

- 192 hours at $40^{\circ} \mathrm{C}+5^{\circ} \mathrm{C} /-0^{\circ} \mathrm{C}$ and $<5 \% \mathrm{RH}$ for low temperature device containers, or
- 24 hours at $125^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}$ for high-temperature device containers.


## Detailled Cross Section

The following diagram depicts a detailed cross section of the DMUX TBGA package.

Figure 24. TBGA 240: 1/2 Cross Section


In the DMUX package shown above, the die's rear side is attached to the copper heat spreader, so the copper heat spreader is at -5 V .

It is necessary to use a heat sink tied to the copper heat speader.
Moreover, there is only a little layer of painting over the copper heat spreader which does not isolate it.

It is therefore recommended to either isolate the heat sink from the other components of the board or to electrically isolate the copper heat spreader from the heat sink. In the latter case, one should use adequate low Rth electrical isolation.

Applying the TS81102G0 DMUX

The TSEV81102G0 DMUX evaluation board is designed to be connected with the TSEV8388G and TSEV83102G0 ADC evaluation boards.

Figure 25. TSEV81102G0 DMUX Evaluation Boards


Please refer to the "ADC and DMUX Application Note" for more information.

ADC to DMUX Connections

The DMUX inputs configuration has been optimized to be connected to the TS8388B ADC.
The die in the TBGA package is up. For the ADC, different types of packages can be used such as CBGA with die up or the CQFP68 down. The DMUX device being completely symmetrical, both ADC packages can be connected to the TBGA package of the DMUX crisscrossing the lines (see Table 8).

Table 8. ADC to DMUX Connections

| ADC Digital Outputs <br> CQFP68 Package | DMUX Data Inputs <br> TBGA Package | ADC Digital Outputs <br> CBGA Package | DMUX Data Inputs <br> TBGA Package |
| :---: | :---: | :---: | :---: |
| D0 | 17 | D0 | 10 |
| D1 | 16 | D1 | 11 |
| D2 | 15 | D2 | 12 |
| D3 | 14 | D3 | 13 |
| D4 | 13 | D4 | 14 |
| D5 | 12 | D5 | 15 |
| D6 | 11 | D6 | 16 |
| D7 | 10 | D7 | 17 |
| - | 18 not connected | - | 18 not connected |
| - | 19 not connected | - | 19 not connected |

Note: The connection between the ADC evaluation board and the DMUX evaluation board requires a 4-pin shift to make the DO pin match either the 17 or 10 pin of the DMUX evaluation board.

## TSEV81102G0TP: Device Evaluation Board

General
Description

The TSEV81102GOTP DMUX Evaluation Board (EB) is designed to simplify the characterization and the evaluation of the TS81102G0 device (2 Gsps DMUX). The DMUX EB enables testing of all the DMUX functions: Synchronous and Asynchronous reset functions, selection of the DMUX ratio ( $1: 4$ or $1: 8$ ), selection of the number of bits ( 8 or 10), output data common mode and swing adjustment, die junction temperature measurements over military temperature range, etc.

The DMUX EB has been designed to enable easy connection to Atme's ADC Evaluation Boards (such as TSEV8388BGL or TSEV83102G0BGL) for an extended functionality evaluation (ADC and DMUX multi-channel applications).
The DMUX EB comes fully assembled and tested, with a TS81102G0 device implemented on the board and a heat sink assembled on the device.

## Ordering

## Information

Table 9. Ordering Information

| Part Number | Package | Temperature Range | Screening | Comments |
| :--- | :--- | :---: | :--- | :--- |
| JTS81102G0-1V1A | Die | Ambient | Visual inspection |  |
| TS81102G0CTP | TBGA 240 | $" \mathrm{C} "$ grade <br> $0^{\circ} \mathrm{C}<\mathrm{Tc} ; \mathrm{Tj}<90^{\circ} \mathrm{C}$ | Standard |  |
| TS81102G0VTP | TBGA 240 | $" \mathrm{~V} "$ grade <br> $-40^{\circ} \mathrm{C}<\mathrm{Tc} ; \mathrm{Tj}<110^{\circ} \mathrm{C}$ | Standard |  |
| TSEV81102G0TPZR3 | TBGA 240 | Ambient | Prototype | Evaluation board (delivered <br> with heatsink) |

Datasheet
Status Description

Table 10. Datasheet Status

| Datasheet Status | Validity |  |
| :--- | :--- | :--- |
| Objective specification | This datasheet contains target and <br> goal specifications for discussion with <br> customer and application validation. | Before design phase |
| Target specification | This datasheet contains target or <br> goal specifications for product <br> development. | Valid during the design phase |
| Preliminary specification <br> $\alpha$-site | This datasheet contains preliminary <br> data. Additional data may be <br> published later; could include <br> simulation results. | Valid before characterization <br> phase |
| Preliminary specification <br> $\beta$-site | This datasheet contains also <br> characterization results. | Valid before the <br> industrialization phase |
| Product specification | This datasheet contains final product <br> specification. | Valid for production purposes |
| Limiting Values |  |  |
| Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress <br> above one or more of the limiting values may cause permanent damage to the device. These are <br> stress ratings only and operation of the device at these or at any other conditions above those given in <br> the Characteristics sections of the specification is not implied. Exposure to limiting values for extended <br> periods may affect device reliability. |  |  |
| Application Information |  |  |
| Where application information is given, it is advisory and does not form part of the specification. |  |  |

These products are not designed for use in life-support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Atmel customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Atmel for any damages resulting from such improper use or sale.

## Addendum

## Synchronous Reset Operation

## SETUP and HOLD Timings

This section has been added to the description of the device for better understanding of the synchronous reset operation. It puts particular stress on the setup and hold times defined in the switching characteristics table (Table 5), linked with the device performances when used at full speed (2 Gsps).

It first describes the operation of the synchronous reset in case the DMUX is used in DR mode and then when used in the DR/2 mode.
As a reminder, the synchronous reset has to be a signal frequency of Fs/8N in $1: 8$ ratio or Fs/4N in 1:4 ratio, where $N$ is an integer.

The effect of the synchronous reset is to ensure that at each new port selection cycle, the first port to be selected is port A. The synchronous reset ensures the internal cyclic synchronization of the device during operation. It is also highly recommended in the case of multichannel applications using 2 synchronized DMUXs.

The setup and hold times for the reset are defined as follows:

- SETUP from SynchReset to Clkin:

Required delay between the rising edge of the reset and the rising edge of the clock to ensure that the reset will be taken into account at the next clock edge. If the reset rising edge occurs at less than this setup time, it will be taken into account only at the second next rising edge of the clock.

A margin of $\pm 100$ ps has to be added to this setup time to compensate for the delays from the drivers and lines.

- HOLD from Clkin and SynchReset:

Minimum duration of the reset signal at a high level to be taken into account by the DMUX. This means that the reset signal has to satisfy 2 requirements: a frequency of $\mathrm{Fs} / 8 \mathrm{~N}$ or $\mathrm{Fs} / 4 \mathrm{~N}$ ( N is an integer) depending on the ratio and a duty cycle such that it is high during at least the hold time.

In DR mode, the DMUX input clock can run at up to 2 GHz in 1:8 ratio or 1 GHz in 1:4 ratio. Both cases are described in the following timing diagrams.

Figure 26. Synchronous Reset Operation in DR Mode, 1:4 ratio, 1GHz (Full Speed) - Principle of Operation


Figure 27. Synchronous Reset Operation in DR Mode, 1:4 ratio, 1GHz (Full Speed) - TIMINGS


Note: The clock edge to which the reset applies is the one identified by the arrow.
If the reset rising edge had occurred in the second allowed window, the reset would have been effective on the third clock rising edge (not represented, on the right of the edge represented with the arrow).

Figure 28. Synchronous Reset Operation in DR Mode, 1:8 ratio, 2 GHz (Full-speed) - Principle of Operation


Figure 29. Synchronous Reset Operation in DR Mode, $1: 8$ ratio, 2 GHz (Full-speed) - Timings


Note: $\quad$ The clock edge to which the reset applies is the one identified by the arrow.
If the reset rising edge had occurred in the second allowed window, the reset would have been effective on the fourth clock rising edge (last clock rising edge, on the right of the edge represented with the arrow).
This case is the most critical one with only a 300 ps window for the reset.

Operation in DR/2 Mode

In DR/2 mode, the DMUX input clock can run at up to 1 GHz in 1:8 ratio or 500 MHz in 1:4 ratio, since the $D R / 2$ clock from the ADC is half the sampling frequency.
Both cases are described in the following timing diagrams.

Figure 30. Synchronous Reset Operation in DR/2 Mode, 1:4 ratio, 500MHz (Full Speed) - Principle of Operation


Figure 31. Synchronous Reset Operation in DR/2 Mode, 1:4 ratio, 500 MHz (Full-speed) - Timings


Note: The clock edge to which the reset applies is the one identified by the arrow.
If the reset rising edge had occurred in the first allowed window (on the left), the reset would have been effective on the first represented clock rising edge (first clock rising edge of the schematic, on the left of the edge represented with the arrow).

Figure 32. Synchronous Reset Operation in DR/2 Mode, 1:8 ratio, 1GHz (Full Speed) - Principle of Operation


Figure 33. Synchronous Reset Operation in DR/2 Mode, 1:8 ratio, 1 GHz (Full-speed) - Timings


Note: The clock edge to which the reset applies is the one identified by the arrow.
If the reset rising edge had occurred in the second allowed window, the reset would have been effective on the fourth clock rising edge (not represented, on the right of the edge represented with the arrow).

Atmel Headquarters
Corporate Headquarters
2325 Orchard Parkway
San Jose, CA 95131, USA
TEL 1(408) 441-0311
FAX 1(408) 487-2600

## Atmel Operations

Memory<br>2325 Orchard Parkway<br>San Jose, CA 95131, USA<br>TEL 1(408) 441-0311<br>FAX 1(408) 436-4314

RF/Automotive
Theresienstrasse 2
Postfach 3535
74025 Heilbronn, Germany
TEL (49) 71-31-67-0
FAX (49) 71-31-67-2340
Europe
Atmel Sarl
Route des Arsenaux 41
Case Postale 80
CH-1705 Fribourg
Switzerland
TEL (41) 26-426-5555
FAX (41) 26-426-5500
Asia
Room 1219
Chinachem Golden Plaza
77 Mody Road Tsimhatsui
East Kowloon
Hong Kong
TEL (852) 2721-9778
FAX (852) 2722-1369
Japan
9F, Tonetsu Shinkawa Bldg.
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
Japan
TEL (81) 3-3523-3551
FAX (81) 3-3523-7581

Microcontrollers
2325 Orchard Parkway
San Jose, CA 95131, USA
TEL 1(408) 441-0311
FAX 1(408) 436-4314
La Chantrerie
BP 70602
44306 Nantes Cedex 3, France
TEL (33) 2-40-18-18-18
FAX (33) 2-40-18-19-60
ASIC/ASSP/Smart Cards
Zone Industrielle
13106 Rousset Cedex, France
TEL (33) 4-42-53-60-00
FAX (33) 4-42-53-60-01
1150 East Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906, USA
TEL 1(719) 576-3300
FAX 1(719) 540-1759
Scottish Enterprise Technology Park
Maxwell Building
East Kilbride G75 0QR, Scotland
TEL (44) 1355-803-000
FAX (44) 1355-242-743

1150 East Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906, USA
TEL 1(719) 576-3300
FAX 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/<br>High Speed Converters/RF Datacom<br>Avenue de Rochepleine<br>BP 123<br>38521 Saint-Egreve Cedex, France<br>TEL (33) 4-76-58-30-00<br>FAX (33) 4-76-58-34-80

## © Atmel Corporation 2002.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

ATMEL ${ }^{\circledR}$ is the registered trademark of Atmel.
Other terms and product names may be the trademark of others.


[^0]:    Thermal Resistance Junction to bottom of balls $=4.8^{\circ} \mathrm{C} / \mathrm{W}$ Max

