## Linear IC

## 6-Channel 8-BIT A/D Converter

## MB4053

## ■ DESCRIPTION

The Fujitsu MB4053 is 6-channel, 8-bit, single-slope A/D converter subsystem designed to be used in a microprocessor based data control system.

The MB4053 is single monolithic bipolar IC providing a 1 of 8 address decoder, 8 -channel analog multiplier, sample and hold, constant current generator, ramp integrator and comparator in a 16-pin package.

This A/D converter subsystems are suitable for a wide range of applications. The resolution required by an application can be obtained by arbitarily selecting a suitable integration time. Also zero offset and full-scale error corrections can be made automatically (auto-zero and auto-calibration) to minimize conversion error.

## - FEATURES

- Microprocessor compatible
- Digital input/output: TTL compatible
- Zero offset and full-scale error correction capability
- Ratiometric conversion capability
- Available in 16 -pin DIP and Flat Package
- Compatible with MC 14443 and $\mu$ A9708 (DIP package)
- Single power supply: +4.75 V to +15 V
- Excellent linearity: $\pm 0.2 \%$ max. error
- Fast conversion time: $300 \mu \mathrm{~s} / \mathrm{ch}$ typ.
- Analog input volgage: 0 V to $\mathrm{Vcc}-2 \mathrm{~V}$ ( 5.25 V max.)
- Power Dissipation: 25 mW typ. at $\mathrm{Vcc}=5 \mathrm{~V}$


## PACKAGES

16 -pin Plastic DIP
(FPT-16P-M06)
(DIP-16P-M04)

## MB4053

## PIN ASSIGNMENT


(DIP-16P-M04)
(FPT-16P-M06)

## PIN DESCRIPTION

| Pin no. | Pin name | Symbol | Function |
| :---: | :---: | :---: | :---: |
| $\begin{gathered} 9 \text { to } 13 \\ 15 \end{gathered}$ | Analog input | $\mathrm{I}_{1}$ thru If | Analog inputs for the six channels. One of the 6 is selected by a specific bit pattern on $A_{0}$ to $A_{2}$. |
| $\begin{gathered} \hline 16 \\ 1 \\ 2 \end{gathered}$ | Channel selection input | $\begin{aligned} & A_{0} \\ & A_{1} \\ & A_{2} \end{aligned}$ | Input for selecting an analog input channel. Either GND, one of channels $\mathrm{I}_{1}$ to $\mathrm{I}_{6}$ or $\mathrm{V}_{\text {ref }}$ is selected by a specific bit pattern on the 3 inputs. |
| 3 | RAMP START signal input | RAMP START | A/D conversion start signal input. RAMP START $(1 \rightarrow 0)$ Ramp time start signal input. RAMP START $(0 \rightarrow 1)$ |
| 7 | RAMP STOP signal output | RAMP STOP | Indicates that $\mathrm{CH}_{\mathrm{H}}$ is charged over comparator reference voltage $\mathrm{V}_{\text {BE } 2 .}$ RAMP STOP $(0 \rightarrow 1)$ A/D conversion end signal ( $\mathrm{C}_{\boldsymbol{H}}$ discharged to comparator reference voltage). RAMP STOP ( $0 \rightarrow 1$ ) |
| 4 | Ramp capacitor pin | Сн | Pin for externally connecting the ramp capacitor. The value of $\mathrm{C}_{\mathrm{H}}$ in conjunction with Vref and Rref establishes the ramp time. |
| 8 | Reference voltage supply pin | $V_{\text {ReF }}$ | Reference voltage supply pin. <br> This is the reference voltage source for determining the discharge current and the analog reference voltage for full-scale factor correction. When the channel selection input is set 111 , this pin is selected for channel conversion. The full-scale factor is corrected using the conversion results. <br> The voltage at this pin must be set to (GND +2 V ) to ( V cc -2 V ) and 5.25 V or less. |
| 6 | Reference resistance pin | Rref | Pin for external reference resistance for setting the discharge current. |
|  |  |  | The external resistance is connected between the power source pin $\left(\mathrm{V}_{c c}\right)$ and the reference resistance pin (Rrer). The discharge current is, then, $\mathrm{I}_{\mathrm{i}}=\left(\mathrm{V}_{\mathrm{cc}}-\mathrm{V}_{\text {refe }}\right) /$ Rref. |
| 14 | Power supply | Vcc | Power supply pin |
| 5 | Ground | GND | Ground pin <br> This pin is grounded. When the channel selection input is set to 000 , this terminal is selected for channel conversion. The zero offset is corrected using the conversion results. |

## MB4053

## BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

| Parameter |  | Symbol | Rating |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| Power supply voltage |  |  | Vcc | - | 18 | V |
| Digital input voltage |  | Vind | -0.5 | +30 | V |
| Digital output voltage when off |  | Vон | -0.5 | +18 | V |
| Analog input voltage |  | Vina | -0.5 | +30 | V |
| Output current |  | lo | - | 10 | mA |
| Storage temperature | Ceramic | Tstg | -55 | +150 | ${ }^{\circ} \mathrm{C}$ |
|  | Plastic |  | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

## ■ RECOMMENDED OPERATING CONDITIONS

| Parameter | Symbol | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| Power supply voltage | Vcc | 4.75 | 5.0 | 15 | V |
| Reference voltage* | $V_{\text {ReF }}$ | 2.0 | - | 5.25 | V |
| Ramp capacity | CH | 300 | - | - | pF |
| Reference current | IR | 12 | - | 50 | $\mu \mathrm{A}$ |
| Analog input voltage | $V_{\text {IA }}$ | 0 | - | VREF | V |
| Output current | lo | - | - | 1.6 | mA |
| Operating temperature | Ta | -40 | - | +85 | ${ }^{\circ} \mathrm{C}$ |

*: $2 \mathrm{~V} \leq \mathrm{V}_{\mathrm{ref}} \leq \mathrm{V}$ cc -2 V
WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.
Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.
No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

## ELECTRICAL CHARACTERISTIC

$\left(\mathrm{Vcc}=4.75 \mathrm{~V}\right.$ to $15 \mathrm{~V}, \mathrm{Ta}=-40^{\circ} \mathrm{C}$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |  |
| Conversion error | $E_{\text {A }}$ | - | $\pm 0.2$ | $\pm 0.3$ | \% | ${ }^{1}$ |
| Linearity error | Er | - | $\pm 0.08$ | $\pm 0.2$ | \% | * |
| Analog input current | IB | - | -50 | -250 | nA |  |
| Crosstalk between any two channels | $\mathrm{V}_{\text {cr }}$ | 60 | - | - | dB | * |
| Multiplexer input offset voltage | Vosm | - | 2.0 | 4.0 | mV |  |
| Conversion time | tc | - | 296 | 350 | $\mu \mathrm{s} / \mathrm{ch}$ | See "四MEASURMENT CIRCUIT" <br> Analog input: 0 thru Vref $\mathrm{C}_{\mathrm{H}}=3300 \mathrm{pF}, \mathrm{I}_{\mathrm{R}}=50 \mu \mathrm{~A}$ |
| Acquisition time | $t_{A}$ | - | 20 | 40 | $\mu \mathrm{S}$ |  CIRCUIT" $\mathrm{CH}_{\mathrm{H}}=1000 \mathrm{pF}^{*}$ |
| Acquisition current | 1 A | 150 | - | - | $\mu \mathrm{A}$ |  |
| Ramp start delay time | to | - | 100 | - | ns |  |
| Multiplexer address time | tm | - | 1 | - | $\mu \mathrm{s}$ |  |
| Digital high level input voltage | $\mathrm{V}_{1}$ | 2.0 | - | - | V |  |
| Digital low level input voltage | VIL | - | - | 0.8 | V |  |
| Digital low level input current |  | - | -5 | -15 | $\mu \mathrm{A}$ | V IL $=0.4 \mathrm{~V}$ |
| Digital high level input current | Інн | - | - | 1 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{H}}=5.5 \mathrm{~V}$ |
| High level output current | IoH | - | - | 10 | $\mu \mathrm{A}$ | $\mathrm{V} \mathrm{OH}=15 \mathrm{~V}$ |
| Low level output voltage | Vol | - | - | 0.4 | V | $\mathrm{loL}=1.6 \mathrm{~mA}$ |
| Power supply current | Icc | - | 5 | 10 | mA |  |

A minus sign (-) prefixing a current value indicates that the current flows from the IC to the external circuit.
*1: Conversion error: For all channels, deviation from a straight line between two points obtained by channel addresses 000 ( 0 scale) and 111 (full scale).
*2. Linearity error; Deviation from a straight line between the 0 and full scale points for each channel.
*3: Crosstalk between channels: Voltage change $\mathrm{V}_{\text {сн }}$ of $\mathrm{C}_{\boldsymbol{H}}$ terminal occurring when an input voltage of a channel is changed by $\Delta \mathrm{V}_{1}$ while another channel is already charged (RAMP START $=0$ ).
This calculated by $20 \log \frac{\Delta \mathrm{~V}_{\mathrm{CH}}}{\Delta \mathrm{V}_{1}}$
*4: Acquisition time: Sum of multiplexer delay time, RAMP START delay time, and time required to charge the selected input voltage to the ramp capacitor.

## MB4053



## MB4053

## MEASURMENT CIRCUIT



Note: Adjust Rref in the range 40 to $200 \mathrm{k} \Omega$ so that $\mathrm{I}_{\mathrm{R}}$ is 12 to $50 \mu \mathrm{~A}$.

## DIAGRAM



## CHANNEL SELECTION

| Input address line |  |  | Selected analog input |
| :---: | :---: | :---: | :---: |
| $\mathbf{A}_{\mathbf{2}}$ | $\mathbf{A}_{\mathbf{1}}$ | $\mathbf{A}_{\mathbf{0}}$ |  |
| 0 | 0 | 0 | GND |
| 0 | 0 | 1 | $I_{1}$ |
| 0 | 1 | 0 | $I_{2}$ |
| 0 | 1 | 1 | $I_{3}$ |
| 1 | 0 | 0 | $I_{4}$ |
| 1 | 0 | 1 | $I_{5}$ |
| 1 | 1 | 0 | $I_{6}$ |
| 1 | 1 | 1 | $V_{\text {REF }}$ |

## TYPICAL CHARACTERISTICS



## OPERATION DESCRIPTION

Refer to BLOCK DIAGRAM, and DIAGRAM. Address inputs $A_{0}$ to $A_{2}$ are used to select the analog input to be converted, (one of the six analog inputs $l_{1}$ to $I_{6}$ ). The RAMP START input is switched from a logic 1 to a logic zero. This causes the external ramp capacitor $\mathrm{C}_{H}$ to charge at a fixed rate. (Note 1) until it reaches the sum of the selected analog input voltage and a constant offset voltage $\mathrm{V}_{\text {be1. }}$. The RAMP STOP output (open-collector switches from a logic 0 to logic 1 when the voltage on $\mathrm{C}_{\boldsymbol{н}}$ reaches the comparator reference voltage $\mathrm{V}_{\text {вег. }}$. The RAMP START input is switched back to a logic 1 after C н is completely charged. This disconnects the analog input from $\mathrm{C}_{\mathrm{H}}$ and allows it to be gin discharging at a fixed rate (Note 2). When the voltage on $\mathrm{C}_{\mathrm{H}}$ reaches the comparator reference voltage $\mathrm{V}_{\text {BE2 }}$ the RAMP STOP output switches back to a logic 0 . This completes a conversion cycle for 1 channel.

The time between the RAMP START input switching $(0 \rightarrow 1)$ and RAMP STOP output switching $(1 \rightarrow 0)$ is the RAMP TIME $t$. This would be directly proportional to the analog input voltage for the ideal situation where there was no comparator switching level error, leakage, switching delay times or effect of the impedance of the internal reference current source. $t_{R}$ can be calculated for the ideal case as follows:

$$
\begin{aligned}
\mathrm{t}_{\mathrm{R}} & =\mathrm{V}_{\mathrm{IN}} \times \frac{\mathrm{C}_{H}}{\mathrm{I}_{\mathrm{R}}} \\
\text { Where: } \mathrm{V}_{\mathrm{IN}} & =\text { Analog input voltage to be measured } \\
\mathrm{C}_{H} & =\text { External ramp capacitor } \\
\mathrm{I}_{\mathrm{R}} & =\frac{\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\text {REF }}}{R_{R E F}}
\end{aligned}
$$

This ramp time is converted to a digital representation by counting tr with the microprocessor. If a small error can be tolerated, the A/D conversion software can be reduced and the conversion time minimized by omitting corrections.

Notes:
${ }^{*}$ Charge slope $=\frac{\mathrm{I}_{\mathrm{A}}-\mathrm{I}_{\mathrm{R}}}{\mathrm{CH}_{\mathrm{H}}} \geq \frac{150 \mu \mathrm{~A}-\mathrm{I}_{\mathrm{R}}}{\mathrm{CH}_{\mathrm{H}}}$
Where: IA is the acquisition current whose value is determined from the circuit constant in the IC.
*2 Discharge slope $=-\frac{\mathrm{I}_{\mathrm{R}}}{\mathrm{C}_{\mathrm{H}}}$

## ZERO OFFSET AND FULL-SCALE FACTOR CORRECTIONS

High precision conversions can be achieved by correcting for zero offset and full scale factor as follows:
The channel select address ( $\mathrm{A}_{0}$ to $\mathrm{A}_{2}$ ) is set to 000. Ground (GND) is selected (internally) as the analog input and converted. This results in ramp time tr. Next the address is set to 111 . Vref is selected (internally) and converted. This results in ramp time, tree. Finally the desired analog input (one of $I_{1}$ to $I_{6}$ ) is selected and converted. This results in ramp time tx. This conversion sequence is arbitrary and the GND and Vref conversions are not needed each time a channel is converted but only as required for calibration. The relationships between the inputs and ramp times are shown below.

$$
\begin{aligned}
& \left(\mathrm{V}_{\text {be1 }}\right) \mathrm{c}=\mathrm{tz} \\
& \left(V_{\text {ref }}+V_{\text {be1 }}\right) \mathrm{C}=\text { tref } \\
& \left(V_{\operatorname{In}}+V_{\text {be1 }}\right) \mathrm{c}=\mathrm{tx} \\
& \left(V_{\text {ref }}\right) \mathrm{c}=\mathrm{t}_{\text {tef }}-\mathrm{tz} \\
& (\mathrm{~V} \text { (N) } \mathrm{c}=\mathrm{tx}-\mathrm{tz} \\
& \frac{\left(V_{\text {II }}\right) \mathrm{c}}{\left(\mathrm{~V}_{\text {REF }}\right) \mathrm{c}}=\frac{\mathrm{tx}-\mathrm{tz}}{\mathrm{t}_{\text {REF }}-\mathrm{tz}}
\end{aligned}
$$



The conversion error can then be minimized by using the above results in the expression below to calculate the corrected analog input voltage.

$$
\left(\mathrm{V}_{\mathrm{IN}}\right)_{\mathrm{c}}=\left(\mathrm{V}_{\text {REF }}\right)_{\mathrm{c}} \times \frac{\mathrm{t}_{\mathrm{x}}-\mathrm{t}_{\mathrm{z}}}{\mathrm{t}_{\mathrm{REF}}-\mathrm{t}_{\mathrm{z}}}
$$

Where: $\mathrm{V}_{\mathbb{N}}=$ Analog input voltage to be measured
$V_{\text {REF }}=$ Reference voltage
$\mathrm{V}_{\text {BE1 }}=$ Shift voltage in sample/ramp amplifer
$\mathrm{V}_{\text {BE } 2}=$ Threshold voltage of comparator
$\mathrm{V}_{\mathrm{CH}}=\mathrm{C}_{\mathrm{H}}$ voltage
The GND and $\mathrm{V}_{\text {ref }}$ conversion sequence is arbitary, the GND and $\mathrm{V}_{\text {ref }}$ conversions not being needed each time a channel ( $\mathrm{I}_{1}$ to $\mathrm{I}_{6}$ ) is converted.

## APPLICATION EXAMPLES

Examples of analog voltage ( 0 to 5 V ) A/D conversion with 10 -bit resolution are shown in "PEAK LINEARITY ERROR vs AMBIENT TEMPERATURE Ta" and "SUPPLY CURRENT vs AMBIENT TEMPERATURE".


Reference Voltage: $\mathrm{V}_{\text {REF }}=\frac{\mathrm{R}_{2}}{\mathrm{R}_{1}+\mathrm{R}_{2}} \mathrm{~V}_{\mathrm{cc}} \ldots \ldots \ldots .$. 7-1
Ramp Current: $I_{R}=\frac{R_{1}}{R_{1}+R_{2}} \cdot \frac{1}{R_{\text {REF }}} V_{c c} \ldots \ldots .$. 7-2
Input Voltage: $=\mathrm{V}_{\mathrm{IN}}=\frac{\mathrm{Rx}_{\mathrm{x}}}{\mathrm{Rx}_{\mathrm{x}}+\mathrm{R}_{\mathrm{B}}} \cdot \mathrm{V}_{c c} \ldots \ldots \ldots \ldots \ldots . . . \ldots-3$
Ramp Time: $\mathrm{t}_{\mathrm{R}} \fallingdotseq \mathrm{V}_{\mathbb{I}} \cdot \frac{\mathrm{C}_{\mathrm{H}}}{\mathrm{I}_{\mathrm{R}}}$
$=\frac{R_{x}}{R_{x}+R_{B}} \cdot\left(1+\frac{R_{2}}{R_{1}}\right) \cdot C_{H} \cdot R_{\text {ReF }}$ $\qquad$ 7-4
$V_{\text {REF }}=\frac{5 \mathrm{k} \Omega}{3 \mathrm{k} \Omega+5 \mathrm{k} \Omega} \times 8 \mathrm{~V}=5 \mathrm{~V}$
$I_{R}=\frac{V_{c c}-V_{\text {ref }}}{R_{\text {REF }}}=\frac{8 \mathrm{~V}-5 \mathrm{~V}}{120 \mathrm{k} \Omega}=25 \mu \mathrm{~A}$
$\mathrm{tsL} \geq \frac{\mathrm{C}_{H} \times \mathrm{V}_{\text {REF }}}{\mathrm{I}_{\mathrm{A}(\min )}-\mathrm{I}_{\mathrm{R}}}=\frac{5000 \mathrm{pF} \times(5 \mathrm{~V}+0.7 \mathrm{~V})}{150 \mu \mathrm{~A}-25 \mu \mathrm{~A}}=228 \mu \mathrm{~s}$
$t_{\text {Rmax }} \fallingdotseq \frac{\mathrm{C}_{H} \times \mathrm{V}_{\text {REF }}}{\mathrm{I}_{\mathrm{R}}}=\frac{5000 \mathrm{pF} \times 5 \mathrm{~V}}{25 \mu \mathrm{~A}}=1000 \mu \mathrm{~s}$
If the ramp time is counted with a 1 MHz clock, the following resolution is obtained.

$$
\frac{1000 \mu s}{1 \mu s}=1000 \fallingdotseq 2^{10}
$$

## USAGE PRECAUTIONS

1. Shince the impedance of the ramp capacitor pin is approximately $30 \mathrm{M} \Omega$ (high), a resistance must not be connected in paralleled with this input. A ramp capacitor with no leakage must be used.
2. At $\mathrm{V}_{\mathbb{N}}=0 \mathrm{~V}$, $\mathrm{t}_{\mathrm{R}}$ has a finite value.
3. Since RAMP STOP is an open collector output, an external pull-up resistor is required. (For example, when a $20 \mathrm{k} \Omega$ external pull-up resistor is used.)
4. All digital inputs/output are TTL compatible.
5. The time from RAMP START input switching $(0 \rightarrow 1)$ to RAMP STOP output switching $(1 \rightarrow 0)$ is ramp time tr.
6. $\mathrm{tsL}^{2} \geq \mathrm{t}_{\mathrm{A}}(\max )=\frac{\mathrm{C}_{\mathrm{H}}}{150 \mu \mathrm{~A}-1 \mathrm{R}} \times\left(\mathrm{V}_{\text {geF }}+0.7 \mathrm{~V}\right)$
7. $\mathrm{t}_{\mathrm{R}} \fallingdotseq \frac{\mathrm{C}_{\mathrm{H}}}{\mathrm{I}_{\mathrm{R}}} \times \mathrm{V}_{\mathrm{IN}}, \mathrm{t}_{\mathrm{R}}(\max ) \fallingdotseq \frac{\mathrm{C}_{\mathrm{H}}}{1_{\mathrm{R}}} \times \mathrm{V}_{\mathrm{REF}}$
8. $I_{R}=\frac{V_{C C}-V_{\text {REF }}}{R_{\text {REF }}}$
9. $2 \mathrm{~V} \leq \mathrm{V}_{\mathrm{ref}} \leq\left(\mathrm{V}_{\mathrm{cc}}-2 \mathrm{~V}\right)$ and $\mathrm{V}_{\text {ref }} \leq 5.25 \mathrm{~V}$
10. While and analog input voltage is being sampled, channel selection signals $A_{0}, A_{1}$, and $A_{2}$ must not be changed for (tst).
11.When IR is little, Linearity Error extends. However, Linearity Error is $\pm 0.2$ [\% of FSR] or less in IR $(\mathrm{min})=12 \mu \mathrm{~A}$.

## MB4053

■ ORDERING INFORMATION

| Part number | Package | Remarks |
| :--- | :---: | :---: |
| MB4053M | 16-pin Plastic DIP <br> (DIP-16P-M04) |  |
| MB4053PF | 16-pin Plastic SOP |  |
|  | (FPT-16P-M06) |  |

## MB4053

## PACKAGE DIMENSIONS


(Continued)
(Continued)
16-pin Plastic SOP
(FPT-16P-M06)


「Details of "A" part

© 1994 FUJITSU LIMTED F16015S-2C-4

## FUJITSU LIMITED

## For further information please contact:

Japan<br>FUJITSU LIMITED<br>Corporate Global Business Support Division<br>Electronic Devices<br>KAWASAKI PLANT, 4-1-1, Kamikodanaka<br>Nakahara-ku, Kawasaki-shi<br>Kanagawa 211-8588, Japan<br>Tel: (044) 754-3763<br>Fax: (044) 754-3329<br>http://www.fujitsu.co.jp/

## North and South America

FUJITSU MICROELECTRONICS, INC.
Semiconductor Division
3545 North First Street
San Jose, CA 95134-1804, USA
Tel: (408) 922-9000
Fax: (408) 922-9179
Customer Response Center
Mon. - Fri.: 7 am-5 pm (PST)
Tel: (800) 866-8608
Fax: (408) 922-9179
http://www.fujitsumicro.com/
Europe
FUJITSU MIKROELEKTRONIK GmbH
Am Siebenstein 6-10
D-63303 Dreieich-Buchschlag
Germany
Tel: (06103) 690-0
Fax: (06103) 690-122
http://www.fujitsu-ede.com/

## Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD
\#05-08, 151 Lorong Chuan
New Tech Park
Singapore 556741
Tel: (65) 281-0770
Fax: (65) 281-0220
http://www.fmap.com.sg/

## All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

## CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.

